Wade Fife d16d1e121c fpga: Update RFNOC_EDGE_TBL_FILE for Cygwin ...

Original-commit: 7f5f771796de590c4ed4bba7b09cda3a906535c6

2020-06-12 15:50:16 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: lib: extend wb_spi ability to limit transmission length

2020-06-04 14:46:19 -05:00

sim

fpga: sim: Add packet_info_equal function

2020-05-28 15:04:05 -05:00

tools

fpga: tools: Allow multiple top modules with ModelSim

2020-06-11 09:53:00 -05:00

top

fpga: Update RFNOC_EDGE_TBL_FILE for Cygwin

2020-06-12 15:50:16 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%