miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
435 Commits 1 Branch 0 Tags
d05b79a8aafaa98431ed4cfaff3114444aa3cae6
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Javier Valenzuela d05b79a8aa fpga: x400: rfdc timing cleanup 
Original-commit: cee5825ba4cf384d54e1488a4fb7af088c50e1e3
2023-11-03 08:44:00 -05:00
export/x300/radio
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
lib
fpga: lib: Allow buffering in eth_ipv4_chdr_adapter
2023-10-18 22:23:55 -05:00
sim
fpga: sim: Fix typo in clk_wait_f
2022-12-19 08:57:18 -06:00
tools
fpga: tools: Add X440_X4_200 to X440 package
2023-10-25 09:44:29 -05:00
top
fpga: x400: rfdc timing cleanup
2023-11-03 08:44:00 -05:00
.gitignore
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build.py
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
LICENSE.md
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
S
Description
No description provided
84 MiB
Languages
Verilog 42.5%
VHDL 13%
SystemVerilog 12%
HTML 11.1%
C 9.6%
Other 11.6%