Max Köhler cd4cfd926c lib: add option for output register in pps generator ...

The pps_generator module receives a new parameter (PIPELINE) which can
optionally add a register on the output. The default behaviour is
unchanged.


Original-commit: 3538fccfc0d9d493d767dcc445593074d3edc86d

2020-01-28 09:35:37 -08:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

lib: add option for output register in pps generator

2020-01-28 09:35:37 -08:00

sim

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

tools

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

top

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%