Wade Fife c9c9543719 fpga: core: Add chdr_update_length function ...

Original-commit: 8c6eabcd86f8e5d1e25cfed441e1acf1a0b6759a

2020-04-14 16:37:43 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: core: Add chdr_update_length function

2020-04-14 16:37:43 -05:00

sim

fpga: sim: Export ChdrPacket in PkgRfnoBlockCtrlBfm

2020-04-14 16:37:43 -05:00

tools

fpga: tools: Option to check for full Vivado version

2020-04-14 10:43:51 -05:00

top

fpga: e31x: Update constraints to avoid timing issues

2020-04-08 17:24:15 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%