28 lines
866 B
Verilog
28 lines
866 B
Verilog
///////////////////////////////////////////////////////////////////////////////
|
|
// Copyright (c) 2013 Xilinx, Inc.
|
|
// All Rights Reserved
|
|
///////////////////////////////////////////////////////////////////////////////
|
|
// ____ ____
|
|
// / /\/ /
|
|
// /___/ \ / Vendor : Xilinx
|
|
// \ \ \/ Version : 14.4
|
|
// \ \ Application: Xilinx CORE Generator
|
|
// / / Filename : b200_chipscope_icon.v
|
|
// /___/ /\ Timestamp : Tue Feb 19 14:28:40 PST 2013
|
|
// \ \ / \
|
|
// \___\/\___\
|
|
//
|
|
// Design Name: Verilog Synthesis Wrapper
|
|
///////////////////////////////////////////////////////////////////////////////
|
|
// This wrapper is used to integrate with Project Navigator and PlanAhead
|
|
|
|
`timescale 1ns/1ps
|
|
|
|
module b200_chipscope_icon(
|
|
CONTROL0) /* synthesis syn_black_box syn_noprune=1 */;
|
|
|
|
|
|
inout [35 : 0] CONTROL0;
|
|
|
|
endmodule
|