Wade Fife c33b3779f9 fpga: Change default MTU to 10 ...

Original-commit: 7b7fa68880ca423ea3a47fc3dc97ba533921c9a5

2020-05-11 09:06:03 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: Change default MTU to 10

2020-05-11 09:06:03 -05:00

sim

fpga: sim: Don't affect packet arguments in chdr_to_axis

2020-05-04 23:40:25 -05:00

tools

fpga: tools: Add -voptargs=+acc to ModelSim GUI

2020-04-14 16:37:43 -05:00

top

fpga: e31x: Update constraints to avoid timing issues

2020-04-08 17:24:15 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%