Wade Fife bdc67122b8 fpga: tools: Detect assertions in ModelSim simulation ...

This change allows assertion errors/failures in ModelSim to be
detected and causes ModelSim to return a non-zero value when such
an assertion error occurs. This allows the return value of ModelSim
to be used to determine whether or not the testbench passed.


Original-commit: 574146ec8909da367c3441189c2877a287892f7e

2021-06-17 08:16:59 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: lib: Update register comments in eth_regs.vh

2021-06-10 11:56:58 -05:00

sim

fpga: sim: Add slave_idle() to PkgAxiStreamBfm.sv

2021-06-10 11:56:58 -05:00

tools

fpga: tools: Detect assertions in ModelSim simulation

2021-06-17 08:16:59 -05:00

top

fpga: x400: zbx: Add support for ZBX CPLD

2021-06-10 11:56:58 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%