This website requires JavaScript.
Explore
Help
Sign In
miegl
/
b210-k7-fpga
Watch
1
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
bb2bfbfe95e5d01e95104f85c04d60d71a610b32
b210-k7-fpga
/
top
/
x400
/
ip
/
axi_inter_1x128_512_bd
T
History
Wade Fife
0e65ae3c86
fpga: x400: Add 1x64, 2x64, and 1x128 DRAM interconnect
...
Original-commit: daf1ed2ad2fbb72f16a9909fa75a0ba9e2879583
2023-02-24 08:07:17 -06:00
..
axi_inter_1x128_512_bd.tcl
fpga: x400: Add 1x64, 2x64, and 1x128 DRAM interconnect
2023-02-24 08:07:17 -06:00
Makefile.inc
fpga: x400: Add 1x64, 2x64, and 1x128 DRAM interconnect
2023-02-24 08:07:17 -06:00
