Wade Fife b26e5ed3a3 fpga: rfnoc: Add ULTRASCALE to chdr_ingress_fifo ...

Original-commit: a27d9e4fb92a895c0fe43b791e1d60838c8ad4c6

2023-02-13 10:50:45 -06:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: rfnoc: Add ULTRASCALE to chdr_ingress_fifo

2023-02-13 10:50:45 -06:00

sim

fpga: sim: Fix typo in clk_wait_f

2022-12-19 08:57:18 -06:00

tools

fpga: Add BUILD_BASE_DIR option to makefiles

2023-02-09 07:38:49 -06:00

top

fpga: Reformat javascript in doc

2023-02-10 11:48:12 -08:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%