miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a90444c784bf7d6ba07df9c4c2ea5cdc2160ef4e
b210-k7-fpga/lib/rfnoc/crossbar
T
History
Wade Fife ff3ea516cb fpga: lib: rfnoc: Remove redundant packet gate 
Both the chdr_stream_output and chdr_xb_ingress_buff have a packet
gate, making one of them somewhat redundant. Removing one of them
reduces latency and frees up FPGA resources.


Original-commit: 9533bd025d74787d25b135d3092bffa1b51f6731
2023-02-24 08:07:17 -06:00
..
chdr_crossbar_nxn_tb
fpga: lib: rfnoc: Support multiple port widths on crossbar
2023-02-24 08:07:17 -06:00
crossbar_tb
fpga: lib: rfnoc: Support multiple port widths on crossbar
2023-02-24 08:07:17 -06:00
synth
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axis_ctrl_crossbar_2d_mesh.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axis_ctrl_crossbar_nxn.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axis_ingress_vc_buff.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axis_port_terminator.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axis_switch.v
fpga: rfnoc: Add labels to axi_switch generate blocks
2021-10-28 23:15:41 -05:00
chdr_crossbar_nxn.v
fpga: lib: rfnoc: Support multiple port widths on crossbar
2023-02-24 08:07:17 -06:00
chdr_xb_ingress_buff.v
fpga: lib: rfnoc: Remove redundant packet gate
2023-02-24 08:07:17 -06:00
chdr_xb_routing_table.v
fpga: rfnoc: Add documentation to chdr_xb_routing_table
2021-10-28 23:15:41 -05:00
gen_node_to_coord_mapping.py
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.srcs
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
mesh_2d_dor_router_multi_sw.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
mesh_2d_dor_router_single_sw.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
mesh_node_mapping.vh
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
README.pdf
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
torus_2d_dor_router_multi_sw.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
torus_2d_dor_router_single_sw.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00