22 lines
607 B
Systemverilog
22 lines
607 B
Systemverilog
//
|
|
// Copyright 2022 Ettus Research, A National Instruments Brand
|
|
//
|
|
// SPDX-License-Identifier: LGPL-3.0-or-later
|
|
//
|
|
// Header: rfnoc_image_core.vh (for n310)
|
|
//
|
|
// Description:
|
|
//
|
|
// This is the header file for the RFNoC Image Core.
|
|
//
|
|
// This file was automatically generated by the RFNoC image builder tool.
|
|
// Re-running that tool will overwrite this file!
|
|
//
|
|
// File generated on: 2022-03-29T22:54:30.148839
|
|
// Source: n310_bist_image_core.yml
|
|
// Source SHA256: 3f293528e8ab71c93391297481f80833451770735ad8ce695190335ef4457fb4
|
|
//
|
|
|
|
`define CHDR_WIDTH 64
|
|
`define RFNOC_PROTOVER { 8'd1, 8'd0 }
|