miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a11618f3e910a46dfaa998becd0b11d95c92e658
b210-k7-fpga/lib/rfnoc/core
T
History
Wade Fife f19fa3cf82 fpga: rfnoc: Fix info FIFO overflow 
In cases when the info FIFO fills, it was possible for
in_pkt_info_tvalid to be asserted then on the next cycle
in_pkt_info_tready would deassert, in which case the input would be
dropped. This change ensures that tvalid remains asserted until tready
deasserts.


Original-commit: 6d2e9f983ae94d2e1e6866c34b3c87374a349631
2025-02-11 12:30:50 -06:00
..
axis_ctrl_endpoint.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axis_ctrl_master.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axis_ctrl_slave.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axis_data_to_chdr.v
fpga: rfnoc: Fix info FIFO overflow
2025-02-11 12:30:50 -06:00
axis_pyld_ctxt_to_chdr.v
fpga: Change default MTU to 10
2020-05-11 09:06:03 -05:00
backend_iface.v
fpga: rfnoc: Enable blocks with no inputs/outputs
2024-05-27 17:05:06 +02:00
chdr_compute_tkeep.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_data_swapper.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_ingress_fifo.v
fpga: rfnoc: Add ULTRASCALE to chdr_ingress_fifo
2023-02-13 10:50:45 -06:00
chdr_mgmt_pkt_handler.v
fpga: rfnoc: Add labels to chdr_mgmt_pkt_handler
2021-10-28 23:15:41 -05:00
chdr_stream_endpoint.v
fpga: rfnoc: Add throttle to stream endpoints
2023-03-13 17:51:17 -04:00
chdr_stream_input.v
fpga: rfnoc: Add DEVICE_FAMILY to stream endpoint
2023-02-13 10:50:45 -06:00
chdr_stream_output.v
fpga: lib: rfnoc: Make RFNoC packet gates removable
2023-02-24 08:07:17 -06:00
chdr_to_axis_ctrl.v
fpga: rfnoc: Add support for 512-bit CHDR widths
2020-06-18 09:09:34 -05:00
chdr_to_axis_data.v
fpga: rfnoc: Add support for CHDR_W < ITEM_W*NIPC
2020-08-04 15:40:08 -05:00
chdr_to_axis_pyld_ctxt.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_to_chdr_data.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ctrlport_endpoint.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ctrlport_pkg.sv
fpga: rfnoc: Add SV packages for use with RFNoC
2024-12-17 22:13:42 +01:00
ctrlport.vh
fpga: lib: Add more CtrlPort constants
2020-08-19 12:28:22 -05:00
Makefile.srcs
fpga: rfnoc: Add SV packages for use with RFNoC
2024-12-17 22:13:42 +01:00
rfnoc_axis_ctrl_utils.vh
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
rfnoc_backend_iface.vh
fpga: rfnoc: Add clock info to backend ifc
2023-10-17 10:24:15 -05:00
rfnoc_chdr_internal_utils.vh
fpga: rfnoc: Add CHDR management util functions
2021-11-04 11:04:54 -05:00
rfnoc_chdr_utils_pkg.sv
fpga: rfnoc: Add SV packages for use with RFNoC
2024-12-17 22:13:42 +01:00
rfnoc_chdr_utils.vh
fpga: rfnoc: Add SV packages for use with RFNoC
2024-12-17 22:13:42 +01:00
rfnoc_core_kernel.v
utils: image builder: Major update
2024-06-11 10:20:07 +02:00