miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
9b0e42678fe35b28465b92707fbb3c0b26b262dd
b210-k7-fpga/lib
T
History
Andrew Moch 9b0e42678f fpga: lib: Add features to axi_lite.vh 
Contains a fix for the AXI4LITE_ASSIGN macro, and adds
AXI4LITE_PORT_ASSIGN, AXI4LITE_PORT_ASSIGN_NR, and
AXI4LITE_DEBUG_ASSIGN macros.


Original-commit: c718faf3387a07a9a1b86ab473f6ed7ac4cb493a
2020-06-26 10:36:37 -05:00
..
axi
fpga: lib: Add AXI-Stream splitter (axis_split)
2020-04-14 16:37:43 -05:00
axi4lite_sv
fpga: lib: Add features to axi_lite.vh
2020-06-26 10:36:37 -05:00
axi4s_sv
fpga: lib: Add synthesizable AXI4-Stream SV components
2020-06-25 14:44:04 -05:00
control
fpga: lib: add extended spi core for 64bit
2020-06-17 07:13:20 -05:00
control_200
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
dsp
fpga: rfnoc: Add Vector IIR RFNoC block
2020-05-19 14:22:55 -05:00
extramfifo
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
fifo
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
fifo_200
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
gpif2
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
hls
fpga: rfnoc: Add RFNoC Add/Sub block
2020-05-28 15:04:05 -05:00
io_cap_gen
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
io_port2
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ip
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
packet_proc
fpga: lib: Pipeline and add clken to ip_hdr_checksum
2020-06-24 09:55:14 -05:00
packet_proc_200
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
radio_200
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
rfnoc
fpga: rfnoc: Fix read suppression test in rfnoc_block_axi_ram_fifo_tb
2020-06-25 14:44:04 -05:00
sim
fpga: lib: Pipeline and add clken to ip_hdr_checksum
2020-06-24 09:55:14 -05:00
simple_gemac
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
timing
fixup! lib: add option for output register in pps generator
2020-02-05 09:26:57 -06:00
vita_200
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
vivado_ipi
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
wb_spi
fpga: lib: extend wb_spi ability to limit transmission length
2020-06-04 14:46:19 -05:00
white_rabbit/wr_cores_v4_2
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
wishbone
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
xge
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
xge_interface
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
zpu
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
zynq_fifo
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00