Andrew Moch 97dcb5363d fpga: Fix errors found by linting with vsim ...

Original-commit: 5c7237fb407cfccaee205980d97e40ce10768c2a

2020-03-23 08:23:51 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: Fix errors found by linting with vsim

2020-03-23 08:23:51 -05:00

sim

sim: Rename class typedefs

2020-03-09 13:43:05 -05:00

tools

fpga: tools: Add modelsim to make sim targets

2020-03-20 10:34:59 -05:00

top

rfnoc: Add management filter to generic xport

2020-02-19 13:27:16 -06:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%