This website requires JavaScript.
Explore
Help
Sign In
miegl
/
b210-k7-fpga
Watch
1
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
88d7598bfc7f4a399fb5330b64e6d2ecd5e28d3e
b210-k7-fpga
/
lib
/
rfnoc
/
blocks
/
rfnoc_block_duc
T
History
Wade Fife
37b8b0d017
fpga: rfnoc: Move synthesizable code from sim to lib
...
Original-commit: d9f8c08dfb1afe98c35c5911125c6eead869713f
2025-03-17 17:47:16 -05:00
..
Makefile
Fix instances of sim preamble
2024-09-17 08:43:22 -05:00
Makefile.srcs
fpga: rfnoc: Fix testbenches to run under ModelSim
2020-07-20 15:33:22 -05:00
noc_shell_duc.v
fpga: rfnoc: Regenerate noc_shells
2022-03-04 09:42:39 -06:00
rfnoc_block_duc_regs.vh
DUC/DDC: Add variable time increment
2020-05-12 12:03:31 -05:00
rfnoc_block_duc_tb.sv
fpga: rfnoc: Move synthesizable code from sim to lib
2025-03-17 17:47:16 -05:00
rfnoc_block_duc.v
rfnoc: duc: Remove stale references to CORDIC
2021-08-08 14:59:26 -05:00
