Wade Fife 8220e57a17 rfnoc: Add RFNoC fosphor block ...

Original-commit: d386c750074f6da4ab86038e2c30a3fe6e0f9d47

2020-04-14 16:37:43 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

rfnoc: Add RFNoC fosphor block

2020-04-14 16:37:43 -05:00

sim

fpga: sim: Export ChdrPacket in PkgRfnoBlockCtrlBfm

2020-04-14 16:37:43 -05:00

tools

fpga: tools: Add -voptargs=+acc to ModelSim GUI

2020-04-14 16:37:43 -05:00

top

fpga: e31x: Update constraints to avoid timing issues

2020-04-08 17:24:15 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%