Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
81e8b63fb9b34c6efdbec201c4dae27f7de1bbbd
b210-k7-fpga/tools/make
T
History
Wade Fife 81e8b63fb9 fpga: tools: Fix python2 reference in viv_ip_builder.mak
Original-commit: 244608187f824903ea2c8b003be1918d7dc21d5e
2021-06-17 08:16:59 -05:00
..
viv_design_builder.mak
fpga: Remove Python2 support from build system
2021-01-04 13:28:36 -06:00
viv_hls_ip_builder.mak
fpga: tools: Add contents of directories for HDL source
2020-05-26 13:36:55 -05:00
viv_ip_builder.mak
fpga: tools: Fix python2 reference in viv_ip_builder.mak
2021-06-17 08:16:59 -05:00
viv_preamble.mak
fpga: Remove Python2 support from build system
2021-01-04 13:28:36 -06:00
viv_sim_preamble.mak
fpga: tools: Add modelsim to make sim targets
2020-03-20 10:34:59 -05:00
viv_simulator.mak
fpga: tools: Add modelsim.ini to ModelSim calls
2021-06-17 08:16:59 -05:00
Powered by Gitea Version: 1.27.3 Page: 97ms Template: 8ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API