miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
77a66a4de448af8cd0c39f194c19a2ee7e30f637
b210-k7-fpga/top/x300/ip/axi_intercon_2x64_128_bd
T
History
Wade Fife cb04b641a3 x300: Expand DRAM address space to 1G 
The address ranges configured for the AXI interconnect IP limited the
amount of accessible DRAM to two 32 MB regions. This change makes the
full 1G available to all DRAM ports.


Original-commit: bba0cddfadcb744e8a6fae27d57ba8d3995eaf64
2020-05-18 17:50:38 -05:00
..
axi_intercon_2x64_128_bd_wrapper.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_intercon_2x64_128_bd.bd
x300: Expand DRAM address space to 1G
2020-05-18 17:50:38 -05:00
axi_intercon_2x64_128_bd.bxml
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.inc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00