Wade Fife 72f619c429 sim: Rename class typedefs ...

For example, the ChdrPacket typedef is being renamed from ChdrPacket to
ChdrPacket_t. This allows the code to distinguish between the
unparameterized class and the already parameterized class. This isn't
strictly necessary, but it makes some Vivado 2019.1 bugs easier to work
around. It also makes the code slightly less ambiguous.


Original-commit: df27e9fa05d2d767f69182763852f6803c5b2a34

2020-03-09 13:43:05 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

sim: Add item support to RFNoC simulation

2020-03-09 13:43:05 -05:00

sim

sim: Rename class typedefs

2020-03-09 13:43:05 -05:00

tools

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

top

rfnoc: Add management filter to generic xport

2020-02-19 13:27:16 -06:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%