6b7004c311c0325144374f4b94bf6c8e49bd9628
Original-commit: 3347e831f002da769632dfe0c70ea17c2d749a8a
The file is empty.
Languages
Verilog
42.5%
VHDL
13%
SystemVerilog
12%
HTML
11.1%
C
9.6%
Other
11.6%