Wade Fife 67e76118d6 fpga: tools: Add ModelSim to run_testbenches.py ...

This adds the "modelsim" simulator option to run_testbenches.py to allow
for regression testing of the native ModelSim simulation target.


Original-commit: 39d6007ca7e3b27e8230db6690faa7469ca62cb2

2020-03-23 18:01:53 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: Fix errors found by linting with vsim

2020-03-23 08:23:51 -05:00

sim

sim: Rename class typedefs

2020-03-09 13:43:05 -05:00

tools

fpga: tools: Add ModelSim to run_testbenches.py

2020-03-23 18:01:53 -05:00

top

rfnoc: Add management filter to generic xport

2020-02-19 13:27:16 -06:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%