61782b02d7
Co-authored-by: Andrew Moch <Andrew.Moch@ni.com> Co-authored-by: Daniel Jepson <daniel.jepson@ni.com> Co-authored-by: Javier Valenzuela <javier.valenzuela@ni.com> Co-authored-by: Joerg Hofrichter <joerg.hofrichter@ni.com> Co-authored-by: Kumaran Subramoniam <kumaran.subramoniam@ni.com> Co-authored-by: Max Köhler <max.koehler@ni.com> Co-authored-by: Michael Auchter <michael.auchter@ni.com> Co-authored-by: Paul Butler <paul.butler@ni.com> Co-authored-by: Wade Fife <wade.fife@ettus.com> Co-authored-by: Hector Rubio <hrubio@ni.com> Original-commit: 6d3765605262016a80f71e36357f749ea35cbe5a
22 lines
680 B
Tcl
22 lines
680 B
Tcl
#
|
|
# Copyright 2021 Ettus Research, a National Instruments Brand
|
|
#
|
|
# SPDX-License-Identifier: LGPL-3.0-or-later
|
|
#
|
|
# Description:
|
|
# QSFP28 Port 0 (Lane 3) pin constraints for X410.
|
|
#
|
|
|
|
###############################################################################
|
|
# Pin constraints for the MGTs (QSFP28 ports)
|
|
###############################################################################
|
|
|
|
# Bank 131 (Quad X0Y4, Lanes X0Y16-X0Y19)
|
|
# Lane 3 (X0Y19)
|
|
|
|
set_property PACKAGE_PIN B36 [get_ports {QSFP0_3_RX_P}]
|
|
set_property PACKAGE_PIN B37 [get_ports {QSFP0_3_RX_N}]
|
|
|
|
set_property PACKAGE_PIN A33 [get_ports {QSFP0_3_TX_P}]
|
|
set_property PACKAGE_PIN A34 [get_ports {QSFP0_3_TX_N}]
|