56b8f8334112cb91f8fd1dd464f8c7beab61ec9f
Modify behavior of clock crossing between radio_clk and radio_clk_2x. This ensures strobe signals are always asserted for a single radio_clk_2x cycle and when radio_clk is low. Original-commit: adb352a2ad81d7c6d70ec5880a787b6bab7d19ba
Description
No description provided
84 MiB
Languages
Verilog
42.5%
VHDL
13%
SystemVerilog
12%
HTML
11.1%
C
9.6%
Other
11.6%