miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
304 Commits 1 Branch 0 Tags
50bf9c3ae5b162bd053df2d51378544d92c226aa
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Javier Valenzuela 50bf9c3ae5 fpga: x400: zbx: Revision Bump 
Original-commit: 8d022b3f01e9e60fe1ff1733b667e290a1d9f258
2022-08-03 14:28:21 -05:00
export/x300/radio
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
lib
fpga: lib: Update error call for undefined RW mode
2022-07-18 13:58:41 -06:00
sim
fpga: Fix first arg in calls to $fatal()
2022-06-28 10:34:18 -05:00
tools
fpga: tools: Lattice build flow clean-up
2022-08-03 14:28:21 -05:00
top
fpga: x400: zbx: Revision Bump
2022-08-03 14:28:21 -05:00
.gitignore
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build.py
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
LICENSE.md
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
S
Description
No description provided
84 MiB
Languages
Verilog 42.5%
VHDL 13%
SystemVerilog 12%
HTML 11.1%
C 9.6%
Other 11.6%