miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
27aae37722d3361c6872c207cb5963c61316da71
b210-k7-fpga/lib/control
T
History
Javier Valenzuela 27aae37722 fpga: lib: Add read-only strategy for port B in 2-port RAM 
Original-commit: 69c549efab2fd536808f1ba032c278085217ba6d
2022-06-28 16:33:05 -05:00
..
map
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ad5662_auto_spi.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
arb_qualify_master.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_crossbar_intf.sv
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_crossbar_regport.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_crossbar.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_fifo_header.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_forwarding_cam.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_setting_reg.v
fpga: rfnoc: Add Signal Generator RFNoC block
2020-07-30 12:51:41 -05:00
axi_slave_mux.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_test_vfifo.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axil_ctrlport_master.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axil_regport_master.v
fpga: lib: Fix writes in axil_regport_master
2020-06-04 11:53:10 -05:00
axil_to_ni_regport.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
bin2gray.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
binary_encoder.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ctrlport_to_regport.v
fpga: lib: Add ctrlport_to_regport bridge
2020-08-19 12:28:22 -05:00
db_control.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
fe_control.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
filter_bad_sid.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
gearbox_2x1.v
fpga: lib: Add 2 to 1 gearbox module
2021-06-03 11:26:54 -05:00
glitch_free_mux.v
fpga: lib: add glitch free mux module
2020-12-03 09:02:17 -06:00
gpio_atr_io.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
gpio_atr.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
gray2bin.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
handshake.v
fpga: lib: add handshake to replace FIFO for ctrlport CDC
2020-08-13 07:46:14 -05:00
Makefile.srcs
fpga: lib: Add 2 to 1 gearbox module
2021-06-03 11:26:54 -05:00
mdio_master.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
por_gen.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
priority_encoder_one_hot.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
priority_encoder.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
pulse_stretch_min.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
pulse_stretch.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
pulse_synchronizer.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ram_2port_impl.vh
fpga: lib: Add read-only strategy for port B in 2-port RAM
2022-06-28 16:33:05 -05:00
ram_2port.v
fpga: lib: Add read-only strategy for port B in 2-port RAM
2022-06-28 16:33:05 -05:00
regport_resp_mux.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
regport_to_settingsbus.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
regport_to_xbar_settingsbus.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
reset_sync.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
s7_icap_wb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
serial_to_settings_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
serial_to_settings.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
setting_reg.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
settings_bus_mux.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
settings_bus_timed_2clk.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
simple_i2c_core.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
simple_spi_core_64bit.v
fpga: lib: add extended spi core for 64bit
2020-06-17 07:13:20 -05:00
simple_spi_core.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
synchronizer_impl.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
synchronizer.v
fpga: lib: Update example constraint in synchronizer
2021-09-13 13:20:37 -05:00
user_settings.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00