Javier Valenzuela 27aae37722 fpga: lib: Add read-only strategy for port B in 2-port RAM ...

Original-commit: 69c549efab2fd536808f1ba032c278085217ba6d

2022-06-28 16:33:05 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: lib: Add read-only strategy for port B in 2-port RAM

2022-06-28 16:33:05 -05:00

sim

fpga: Fix first arg in calls to $fatal()

2022-06-28 10:34:18 -05:00

tools

REVERT images: zbx lattice cpld image manifest

2022-05-16 06:18:09 -07:00

top

fpga: Fix first arg in calls to $fatal()

2022-06-28 10:34:18 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%