miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
24c9cdb20ae4483a322823643c4c44df5be0790a
b210-k7-fpga/lib/vita_200
T
History
miegl a95cce3d20 rtl: remove inferred CHDR conversion latches 
Give curr_word a complete combinational assignment and use blocking assignments in chdr_16sc_to_12sc.

This removes the two 64-bit latch banks and the resulting bogus inferred-clock timing endpoints while preserving all legal FSM-state behavior.
2026-08-25 22:36:27 +02:00
..
.gitignore
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build_8_to_16
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build_12_to_16
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build_16_to_8
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build_16_to_12
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_8s_to_16s.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_8sc_to_16sc_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_8sc_to_16sc.hex
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_8sc_to_16sc.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_12sc_to_16sc_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_12sc_to_16sc.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_16s_to_8s.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_16s_to_32f.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_16sc_to_8sc_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_16sc_to_8sc.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_16sc_to_12sc_tb.v
sim: Update chdr_16sc_to_sc12 testbench
2021-08-10 15:19:32 -05:00
chdr_16sc_to_12sc.v
rtl: remove inferred CHDR conversion latches
2026-08-25 22:36:27 +02:00
chdr_16sc_to_32f_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_16sc_to_32f.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_16sc_to_xxxx_chain.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_32f_to_16s.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_32f_to_16sc_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_32f_to_16sc.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_xxxx_to_16sc_chain.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
context_packet_gen.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
float_to_iq_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
float_to_iq.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
from8_to_x.hex
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
from12_to_x.hex
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
from16_to_x.hex
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
generate_bits.cpp
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
iq_to_float_input.txt
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
iq_to_float_output.txt
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
iq_to_float_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
iq_to_float.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.srcs
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
new_rx_control.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
new_rx_framer.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
new_rx_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
new_tx_control_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
new_tx_control.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
new_tx_deframer.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
new_tx_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
trigger_context_pkt.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
tx_responder.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
xxf_to_xxs.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
xxs_to_xxf.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00