miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
114 Commits 1 Branch 0 Tags
104a73e62352e5be426fe5971e47a0cb369b865c
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Wade Fife 104a73e623 fpga: rfnoc: Add RFNoC Replay block 
Original-commit: 6d92a1828121ca4b57d496bbf522820f961244b9
2020-08-04 15:40:08 -05:00
export/x300/radio
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
lib
fpga: rfnoc: Add RFNoC Replay block
2020-08-04 15:40:08 -05:00
sim
fpga: sim: Update PkgEthernet
2020-07-31 13:22:29 -05:00
tools
fpga: tools: RESOLVE_PATH checks for an empty path
2020-07-30 15:00:06 -05:00
top
fpga: n320: Add BIST (AA) image files
2020-07-31 14:32:54 -05:00
.gitignore
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build.py
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
LICENSE.md
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
S
Description
No description provided
84 MiB
Languages
Verilog 42.5%
VHDL 13%
SystemVerilog 12%
HTML 11.1%
C 9.6%
Other 11.6%