Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
0e6459250b06f72b19f5cbfbd3fb2837bee990a4
b210-k7-fpga/top/n3xx/dboards/rh/cpld
T
History
Humberto Jimenez 653c9bacf3 images: Update N32x CPLD manifest
Original-commit: a4fc11e6ef08be2141f3cfea7c521aae0ba65634
2022-01-31 15:03:50 -06:00
..
quartus
images: Update N32x CPLD manifest
2022-01-31 15:03:50 -06:00
.gitignore
fpga: n3xx: rh: cpld: Refactor CPLD build process
2022-01-25 18:28:57 -07:00
Makefile
fpga: n3xx: rh: cpld: Refactor CPLD build process
2022-01-25 18:28:57 -07:00
Makefile.cpld.inc
fpga: n3xx: rh: cpld: Refactor CPLD build process
2022-01-25 18:28:57 -07:00
rh_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
rhodium_gain_ctrl.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
rhodium_gain_table.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
rhodium_lo_gain.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
rhodium_top.sdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
rhodium_top.v
fpga: n3xx: rh: cpld: Refactor CPLD build process
2022-01-25 18:28:57 -07:00
Powered by Gitea Version: 1.27.3 Page: 398ms Template: 23ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API