Wade Fife 03f9ee6f52 fpga: x400: Add clock IDs to X440 200 MHz image ...

Original-commit: 6a990d9b3297ff2c9f2f91b7ea89494c1098c3f5

2023-11-03 07:22:52 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: lib: Allow buffering in eth_ipv4_chdr_adapter

2023-10-18 22:23:55 -05:00

sim

fpga: sim: Fix typo in clk_wait_f

2022-12-19 08:57:18 -06:00

tools

fpga: tools: Add X440_X4_200 to X440 package

2023-10-25 09:44:29 -05:00

top

fpga: x400: Add clock IDs to X440 200 MHz image

2023-11-03 07:22:52 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%