Files
b210-k7-fpga/top/x400/dts/x410-10gbe-port1.dtsi
T
61782b02d7 fpga: x400: Add support for X410 motherboard FPGA
Co-authored-by: Andrew Moch <Andrew.Moch@ni.com>
Co-authored-by: Daniel Jepson <daniel.jepson@ni.com>
Co-authored-by: Javier Valenzuela <javier.valenzuela@ni.com>
Co-authored-by: Joerg Hofrichter <joerg.hofrichter@ni.com>
Co-authored-by: Kumaran Subramoniam <kumaran.subramoniam@ni.com>
Co-authored-by: Max Köhler <max.koehler@ni.com>
Co-authored-by: Michael Auchter <michael.auchter@ni.com>
Co-authored-by: Paul Butler <paul.butler@ni.com>
Co-authored-by: Wade Fife <wade.fife@ettus.com>
Co-authored-by: Hector Rubio <hrubio@ni.com>


Original-commit: 6d3765605262016a80f71e36357f749ea35cbe5a
2021-06-10 11:56:58 -05:00

42 lines
796 B
Devicetree

/*
* Copyright 2021 Ettus Research, a National Instruments Brand
*
* SPDX-License-Identifier: LGPL-3.0-or-later
*/
&fpga_full {
#address-cells = <2>;
#size-cells = <2>;
nixge1: ethernet@1200040000 {
compatible = "ni,xge-enet-3.00";
reg = <0x12 0x00040000 0x0 0x4000
0x12 0x00048000 0x0 0x2000>;
reg-names = "dma", "ctrl";
interrupts = <0 110 4 0 111 4>;
interrupt-names = "rx", "tx";
interrupt-parent = <&gic>;
nvmem-cells = <&eth5_addr>;
nvmem-cell-names = "address";
status = "okay";
phy-mode = "xgmii";
fixed-link {
speed = <10000>;
full-duplex;
link-gpios = <&gpio 98 0>;
};
};
misc_enet_regs_1: uio@120004A000 {
status = "okay";
compatible = "usrp-uio";
reg = <0x12 0x0004A000 0x0 0x2000>;
reg-names = "misc-enet-regs1";
};
};