Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
b210-k7
b210-k7-fpga/lib/rfnoc/blocks/rfnoc_block_ddc
T
History
Wade Fife 37b8b0d017 fpga: rfnoc: Move synthesizable code from sim to lib
Original-commit: d9f8c08dfb1afe98c35c5911125c6eead869713f
2025-03-17 17:47:16 -05:00
..
Makefile
Fix instances of sim preamble
2024-09-17 08:43:22 -05:00
Makefile.srcs
fpga: rfnoc: Fix testbenches to run under ModelSim
2020-07-20 15:33:22 -05:00
noc_shell_ddc.v
fpga: rfnoc: Regenerate noc_shells
2022-03-04 09:42:39 -06:00
rfnoc_block_ddc_regs.vh
DUC/DDC: Add variable time increment
2020-05-12 12:03:31 -05:00
rfnoc_block_ddc_tb.sv
fpga: rfnoc: Move synthesizable code from sim to lib
2025-03-17 17:47:16 -05:00
rfnoc_block_ddc.v
DUC/DDC: Add variable time increment
2020-05-12 12:03:31 -05:00
Powered by Gitea Version: 1.27.3 Page: 748ms Template: 32ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API