miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
523 Commits 1 Branch 0 Tags
8d461982508adba9d95291b01e0e418eee2079b3
Commit Graph
8 Commits
Author SHA1 Message Date
Max Köhler 8d46198250 fpga: tools: Add --build-dir to repeat_fpga_build 
Original-commit: 1d1c889c15b407c2dcc5c509e3dab59aa45320e8
 2025-01-27 15:32:22 -06:00
Wade Fife 5a9d9a1eb2 fpga: tools: Add --ignore-warnings to repeat_fpga_build 
Original-commit: 381ecf857852a5184402b20d82d8b19f2188f434
 2024-11-27 19:35:33 -06:00
Wade Fife 775f1330bc fpga: tools: Add parallel FPGA build support 
Add parallel FPGA build support to repeat_fpga_build.py.


Original-commit: b6ce5671f89cd10107b0f83524c4fd86a0a358b6
 2024-10-07 11:04:13 -05:00
Max Köhler 08f8b269fa fpga: ci: remove color coding from FPGA bitfile name 
Original-commit: eb5fe85748996675f2ec73e1f10857ba81e66c56
 2024-07-11 15:29:53 +02:00
Wade Fife 8685870bf4 fpga: tools: Add --fpga-dir to repeat_fpga_build 
Original-commit: 2ff91bcfc057d6d632c6a151ce2aed71d1103e91
 2024-06-11 10:20:08 +02:00
Martin Braun 8d0cc11269 ci: Update FPGA CI pipelines to match new image builder 
- Removes target names for X3x0 and X4x0 builds (these are now encoded
  in the YAML file)
- Change the image core YAML file names referenced in the pipeline YAMLs
  to match the contents of fpga/usrp3/top/x?00/*.yml
- Remove X410_XG_100 image since it is not a shipping image
- Add image_core_name arguments for all E320, E31x, N3xx targets


Original-commit: 50e07a5b42d4a244c12b5a13b51048573d0069ec
 2024-06-11 10:20:08 +02:00
Martin Braun e2c442ab8c fpga: Update tooling to use image builder instead of make 
This modifies repeat_fpga_build.py such that it can take a YAML file as
input, not just a make target. It will then use the image builder to
prepare the build and generate a valid make command, which in turn is
used to build FPGA images repeatedly.


Original-commit: 09f3453f39363870f1c03ef1c917a0dedb7598df
 2024-02-25 16:54:12 -06:00
Wade Fife c525cba09c fpga: tools: Add repeat_fpga_build.py 
This script allows you to repeatedly run an FPGA build until it
successfully meets timing.


Original-commit: f72e8daeecf7dff92dce47be0b956699b5e40a16
 2023-02-07 23:04:12 -06:00