Pushing the bulk of UHD-3.7.0 code.

Original-commit: ff1546f8137f7f92bb250f685561b0c34cc0e053
2014-02-14 12:05:07 -08:00
parent 29086f9001
commit fbbc991a7d
2194 changed files with 1489297 additions and 1084 deletions
@@ -0,0 +1,56 @@
+##############################################################
+#
+# Xilinx Core Generator version 14.3
+# Date: Fri Dec 21 21:52:41 2012
+#
+##############################################################
+#
+#  This file contains the customisation parameters for a
+#  Xilinx CORE Generator IP GUI. It is strongly recommended
+#  that you do not manually alter this file as it may cause
+#  unexpected and unsupported behavior.
+#
+##############################################################
+#
+#  Generated from component: xilinx.com:ip:gig_eth_pcs_pma:11.4
+#
+##############################################################
+#
+# BEGIN Project Options
+SET addpads = false
+SET asysymbol = true
+SET busformat = BusFormatAngleBracketNotRipped
+SET createndf = false
+SET designentry = Verilog
+SET device = xc7k410t
+SET devicefamily = kintex7
+SET flowvendor = Foundation_ISE
+SET formalverification = false
+SET foundationsym = false
+SET implementationfiletype = Ngc
+SET package = ffg900
+SET removerpms = false
+SET simulationfiles = Structural
+SET speedgrade = -2
+SET verilogsim = true
+SET vhdlsim = false
+# END Project Options
+# BEGIN Select
+SELECT Ethernet_1000BASE-X_PCS/PMA_or_SGMII xilinx.com:ip:gig_eth_pcs_pma:11.4
+# END Select
+# BEGIN Parameters
+CSET auto_negotiation=false
+CSET component_name=gige_sfp
+CSET management_interface=false
+CSET physical_interface=Transceiver
+CSET sgmii_mode=10_100_1000
+CSET sgmii_phy_mode=false
+CSET standard=1000BASEX
+CSET timing_sim=false
+CSET transceiver_tile=A
+# END Parameters
+# BEGIN Extra information
+MISC pkg_timestamp=2012-06-05T17:19:16Z
+# END Extra information
+GENERATE
+# CRC: 9dc62bf3