Pushing the bulk of UHD-3.7.0 code.
Original-commit: ff1546f8137f7f92bb250f685561b0c34cc0e053
This commit is contained in:
@@ -0,0 +1,26 @@
|
||||
//
|
||||
// Copyright 2011 Ettus Research LLC
|
||||
//
|
||||
|
||||
|
||||
|
||||
|
||||
module delay_line
|
||||
#(parameter WIDTH=32)
|
||||
(input clk,
|
||||
input [3:0] delay,
|
||||
input [WIDTH-1:0] din,
|
||||
output [WIDTH-1:0] dout);
|
||||
|
||||
genvar i;
|
||||
generate
|
||||
for (i=0;i<WIDTH;i=i+1)
|
||||
begin : gen_delay
|
||||
SRL16E
|
||||
srl16e(.Q(dout[i]),
|
||||
.A0(delay[0]),.A1(delay[1]),.A2(delay[2]),.A3(delay[3]),
|
||||
.CE(1),.CLK(clk),.D(din[i]));
|
||||
end
|
||||
endgenerate
|
||||
|
||||
endmodule // delay_line
|
||||
Reference in New Issue
Block a user