fpga: x4xx: add reset option for gearboxes
Original-commit: 22b4a35da29fd70a6a6030e555139b4bb7cc56f1
This commit is contained in:
committed by
Jörg Hofrichter
parent
14e864bdb1
commit
d742b4018f
@@ -144,6 +144,12 @@
|
||||
// db0_adc_seq_done is asserted.
|
||||
// </info>
|
||||
// </bitfield>
|
||||
// <bitfield name="ADC_GEARBOX_RESET" range="6">
|
||||
// <info>
|
||||
// Write a '1' to this bit to trigger a reset for the ADC gearboxes.
|
||||
// There is no done signal for this reset.
|
||||
// </info>
|
||||
// </bitfield>
|
||||
// <bitfield name="DAC_RESET" range="8">
|
||||
// <info>
|
||||
// Write a '1' to this bit to trigger a reset for the
|
||||
@@ -158,6 +164,12 @@
|
||||
// db0_dac_seq_done is asserted.
|
||||
// </info>
|
||||
// </bitfield>
|
||||
// <bitfield name="DAC_GEARBOX_RESET" range="10">
|
||||
// <info>
|
||||
// Write a '1' to this bit to trigger a reset for the DAC gearboxes.
|
||||
// There is no done signal for this reset.
|
||||
// </info>
|
||||
// </bitfield>
|
||||
// </regtype>
|
||||
//
|
||||
// <regtype name="RF_RESET_STATUS_REGTYPE" size="32" writable="false">
|
||||
|
||||
Reference in New Issue
Block a user