miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: lib: Fix pass-through mode in axi_fifo

Browse Source 
A missing "else" after 6ea4e48 was causing two configurations to occur
at the same time for some values of SIZE.

This commit also sets the "space" and "occupied" outputs to 0 when in
pass-through mode.


Original-commit: 19b5c85b514e1c37238308e405108c69ecbddb7e
This commit is contained in:
Wade Fife
2025-04-08 12:26:02 -05:00
parent 009b7801f4
commit c9d2c066f3
1 changed files with 3 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/fifo/axi_fifo.v
+3 -1
View File
@@ -56,8 +56,10 @@ module axi_fifo #(
assign o_tdata = i_tdata; assign o_tdata = i_tdata;
assign o_tvalid = i_tvalid; assign o_tvalid = i_tvalid;
assign i_tready = o_tready; assign i_tready = o_tready;
assign space = 16'h0;
assign occupied = 16'h0;
end end
if (SIZE == 0) begin : gen_fifo_flop else if (SIZE == 0) begin : gen_fifo_flop
axi_fifo_flop #( axi_fifo_flop #(
.WIDTH(WIDTH) .WIDTH(WIDTH)
) fifo_flop ( ) fifo_flop (