fpga: Change default MTU to 10

Original-commit: 7b7fa68880ca423ea3a47fc3dc97ba533921c9a5
This commit is contained in:
Wade Fife
2020-05-11 09:06:03 -05:00
committed by Aaron Rossetto
parent 1de388c61b
commit c33b3779f9
5 changed files with 5 additions and 5 deletions
@@ -47,7 +47,7 @@ module rfnoc_block_axi_ram_fifo_tb #(
// Block configuration
localparam int NOC_ID = 'hF1F0_0000;
localparam int THIS_PORTID = 'h123;
localparam int MTU = 12;
localparam int MTU = 10;
localparam int NUM_HB = 3;
localparam int CIC_MAX_DECIM = 255;
localparam int BURST_TIMEOUT = 64;
@@ -32,7 +32,7 @@ module rfnoc_block_fosphor_tb;
localparam int ITEM_W = 32;
localparam int NUM_PORTS_I = 1;
localparam int NUM_PORTS_O = 2;
localparam int MTU = 13;
localparam int MTU = 10;
localparam int SPP = 128;
localparam int PKT_SIZE_BYTES = SPP * (ITEM_W/8);
localparam int STALL_PROB = 60; // Default BFM stall probability
+1 -1
View File
@@ -44,7 +44,7 @@ module axis_pyld_ctxt_to_chdr #(
parameter SYNC_CLKS = 0,
parameter CONTEXT_FIFO_SIZE = 1,
parameter PAYLOAD_FIFO_SIZE = 1,
parameter MTU = 9,
parameter MTU = 10,
parameter CONTEXT_PREFETCH_EN = 1
)(
// Clock, reset and settings
+1 -1
View File
@@ -45,7 +45,7 @@ module chdr_crossbar_nxn #(
parameter CHDR_W = 64,
parameter [7:0] NPORTS = 8,
parameter [7:0] DEFAULT_PORT = 0,
parameter MTU = 9,
parameter MTU = 10,
parameter ROUTE_TBL_SIZE = 6,
parameter MUX_ALLOC = "ROUND-ROBIN",
parameter OPTIMIZE = "AREA",
+1 -1
View File
@@ -22,7 +22,7 @@
module chdr_xb_ingress_buff #(
parameter WIDTH = 64,
parameter MTU = 5,
parameter MTU = 10,
parameter DEST_W = 4,
parameter [9:0] NODE_ID = 0
) (