fpga: tools: Support new FPGA types in viv_simulator.mak
This updates the existing PART_NAME generation used in simulation makefiles to work with newer part families by calling viv_gen_part_id.py to generate the part name needed by Vivado. Original-commit: 648c70ae758ab1d15c7ec6cbe57672e8c27640cd
This commit is contained in:
@@ -21,8 +21,8 @@ ifdef SIM_COMPLIBDIR
|
||||
COMPLIBDIR = $(call RESOLVE_PATH,$(SIM_COMPLIBDIR))
|
||||
endif
|
||||
|
||||
# Parse part name from ID
|
||||
PART_NAME=$(subst /,,$(PART_ID))
|
||||
# Get full part name, formatted for Vivado
|
||||
PART_NAME=`python3 $(TOOLS_DIR)/scripts/viv_gen_part_id.py $(ARCH)/$(PART_ID)`
|
||||
|
||||
# Resolve path
|
||||
EXP_DESIGN_SRCS = $(call RESOLVE_PATHS,$(DESIGN_SRCS))
|
||||
|
||||
Reference in New Issue
Block a user