fpga: x400: Add CG_200 RFNoC image cores
Original-commit: 29e4b040e38d0682284b05255fae1c9add137a65
This commit is contained in:
File diff suppressed because it is too large
Load Diff
@@ -0,0 +1,19 @@
|
||||
//
|
||||
// Copyright 2023 Ettus Research, a National Instruments Brand
|
||||
//
|
||||
// SPDX-License-Identifier: LGPL-3.0-or-later
|
||||
//
|
||||
// Header: rfnoc_image_core.vh (for x410)
|
||||
//
|
||||
// Description:
|
||||
//
|
||||
// This is the header file for the RFNoC Image Core.
|
||||
//
|
||||
// This file was automatically generated by the RFNoC image builder tool.
|
||||
// Re-running that tool will overwrite this file!
|
||||
//
|
||||
// Source: x410_cg_200_rfnoc_image_core.yml
|
||||
//
|
||||
|
||||
`define CHDR_WIDTH 256
|
||||
`define RFNOC_PROTOVER { 8'd1, 8'd0 }
|
||||
@@ -2,7 +2,7 @@
|
||||
# -----------------------------------------
|
||||
schema: rfnoc_imagebuilder_args # Identifier for the schema used to validate this file
|
||||
copyright: >- # Copyright information used in file headers
|
||||
Ettus Research, A National Instruments Brand
|
||||
Copyright 2023 Ettus Research, a National Instruments Brand
|
||||
license: >- # License information used in file headers
|
||||
SPDX-License-Identifier: LGPL-3.0-or-later
|
||||
version: '1.0' # File version
|
||||
|
||||
@@ -0,0 +1,25 @@
|
||||
00000018
|
||||
00400240
|
||||
024002c0
|
||||
02c00280
|
||||
02800040
|
||||
00800241
|
||||
024102c1
|
||||
02c10281
|
||||
02810080
|
||||
00c00300
|
||||
03000380
|
||||
03800340
|
||||
034000c0
|
||||
01000301
|
||||
03010381
|
||||
03810341
|
||||
03410100
|
||||
014003c0
|
||||
03c00140
|
||||
018003c1
|
||||
03c10180
|
||||
01c003c2
|
||||
03c201c0
|
||||
020003c3
|
||||
03c30200
|
||||
Reference in New Issue
Block a user