miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: tools: Lattice build flow clean-up

Browse Source 
Original-commit: fd2dd921a2af4bff1a26c43385b3942bc143f934
This commit is contained in:
Javier Valenzuela
2022-08-03 14:28:21 -05:00
committed by Wade Fife
parent 694475ce7a
commit 9513397e17
3 changed files with 35 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tools/make/diamond_design_builder.mak
+5
View File
@@ -24,6 +24,11 @@ BUILD_DIAMOND_DESIGN = \
echo "========================================================"; \
echo "BUILDER: Staging Diamond sources in build directory..."; \
cp -rf $(3)/lattice/* $(4)/;\
echo "BUILDER: Updating environment..."; \
export DMD_GIT_HASH=$(GIT_HASH_VERILOG_DEF); \
export DMD_PROJECT_FILE="$(1).ldf"; \
export DMD_IMPL=$(5); \
cp $(TOOLS_DIR)/scripts/dmd_design_build.tcl $(4)/build.tcl; \
cd $(4); \
echo "BUILDER: Implementating design..."; \
pnmainc build.tcl > $(1)_log.txt ; \