fpga: x400: Add X4C_200 RFNoC image cores
Original-commit: 214b41f11976cd5620d628e910d6dfb19fc8054c
This commit is contained in:
File diff suppressed because it is too large
Load Diff
@@ -0,0 +1,19 @@
|
||||
//
|
||||
// Copyright 2023 Ettus Research, a National Instruments Brand
|
||||
//
|
||||
// SPDX-License-Identifier: LGPL-3.0-or-later
|
||||
//
|
||||
// Header: rfnoc_image_core.vh (for x410)
|
||||
//
|
||||
// Description:
|
||||
//
|
||||
// This is the header file for the RFNoC Image Core.
|
||||
//
|
||||
// This file was automatically generated by the RFNoC image builder tool.
|
||||
// Re-running that tool will overwrite this file!
|
||||
//
|
||||
// Source: x410_x4c_200_rfnoc_image_core.yml
|
||||
//
|
||||
|
||||
`define CHDR_WIDTH 256
|
||||
`define RFNOC_PROTOVER { 8'd1, 8'd0 }
|
||||
@@ -2,7 +2,7 @@
|
||||
# -----------------------------------------
|
||||
schema: rfnoc_imagebuilder_args # Identifier for the schema used to validate this file
|
||||
copyright: >- # Copyright information used in file headers
|
||||
Ettus Research, A National Instruments Brand
|
||||
Copyright 2023 Ettus Research, a National Instruments Brand
|
||||
license: >- # License information used in file headers
|
||||
SPDX-License-Identifier: LGPL-3.0-or-later
|
||||
version: '1.0' # File version
|
||||
|
||||
@@ -0,0 +1,17 @@
|
||||
00000010
|
||||
00400140
|
||||
014001c0
|
||||
01c00180
|
||||
01800040
|
||||
00800141
|
||||
014101c1
|
||||
01c10181
|
||||
01810080
|
||||
00c00200
|
||||
02000280
|
||||
02800240
|
||||
024000c0
|
||||
01000201
|
||||
02010281
|
||||
02810241
|
||||
02410100
|
||||
Reference in New Issue
Block a user