miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Removed copy of FPGA source files.

Browse Source 
Original-commit: fd3e84941de463fa1a7ebab0a69515b4bf2614cd
This commit is contained in:
Martin Braun
2014-10-07 11:25:20 +02:00
parent 56e84828fe
commit 74893643ca
2415 changed files with 0 additions and 1492030 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/simple_gemac/ll8_to_txmac.v
-48
View File
@@ -1,48 +0,0 @@
//
// Copyright 2011 Ettus Research LLC
//
module ll8_to_txmac
(input clk, input reset, input clear,
input [7:0] ll_data, input ll_eof, input ll_src_rdy, output ll_dst_rdy,
output [7:0] tx_data, output tx_valid, output tx_error, input tx_ack );
reg [2:0] xfer_state;
localparam XFER_IDLE = 0;
localparam XFER_ACTIVE = 1;
localparam XFER_WAIT1 = 2;
localparam XFER_UNDERRUN = 3;
localparam XFER_DROP = 4;
always @(posedge clk)
if(reset | clear)
xfer_state <= XFER_IDLE;
else
case(xfer_state)
XFER_IDLE :
if(tx_ack)
xfer_state <= XFER_ACTIVE;
XFER_ACTIVE :
if(~ll_src_rdy)
xfer_state <= XFER_UNDERRUN;
else if(ll_eof)
xfer_state <= XFER_WAIT1;
XFER_WAIT1 :
xfer_state <= XFER_IDLE;
XFER_UNDERRUN :
xfer_state <= XFER_DROP;
XFER_DROP :
if(ll_eof)
xfer_state <= XFER_IDLE;
endcase // case (xfer_state)
assign ll_dst_rdy = (xfer_state == XFER_ACTIVE) | tx_ack | (xfer_state == XFER_DROP);
assign tx_valid = (ll_src_rdy & (xfer_state == XFER_IDLE))|(xfer_state == XFER_ACTIVE);
assign tx_data = ll_data;
assign tx_error = (xfer_state == XFER_UNDERRUN);
endmodule // ll8_to_txmac