miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: x400: Add support for X410 motherboard FPGA

Browse Source 
Co-authored-by: Andrew Moch <Andrew.Moch@ni.com>
Co-authored-by: Daniel Jepson <daniel.jepson@ni.com>
Co-authored-by: Javier Valenzuela <javier.valenzuela@ni.com>
Co-authored-by: Joerg Hofrichter <joerg.hofrichter@ni.com>
Co-authored-by: Kumaran Subramoniam <kumaran.subramoniam@ni.com>
Co-authored-by: Max Köhler <max.koehler@ni.com>
Co-authored-by: Michael Auchter <michael.auchter@ni.com>
Co-authored-by: Paul Butler <paul.butler@ni.com>
Co-authored-by: Wade Fife <wade.fife@ettus.com>
Co-authored-by: Hector Rubio <hrubio@ni.com>


Original-commit: 6d3765605262016a80f71e36357f749ea35cbe5a
This commit is contained in:
Wade Fife
2021-06-10 11:56:58 -05:00
committed by Aaron Rossetto
co-authored by Andrew Moch Daniel Jepson Javier Valenzuela Joerg Hofrichter Kumaran Subramoniam Max Köhler Michael Auchter Paul Butler Hector Rubio
parent bfef20ea45
commit 61782b02d7
205 changed files with 299634 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/x400/coregen_dsp/Makefile.srcs
+22
View File
@@ -0,0 +1,22 @@
#
# Copyright 2021 Ettus Research, A National Instruments Brand
#
# SPDX-License-Identifier: LGPL-3.0-or-later
#
##################################################
# Coregen Sources
##################################################
COREGEN_DSP_SRCS = $(abspath $(addprefix $(IP_DIR)/../coregen_dsp/, \
hbdec1.v \
hbdec1.edif \
hbdec1_stub.v \
hbdec2.v \
hbdec2.edif \
hbdec2_stub.v \
hbdec3.v \
hbdec3.edif \
hbdec3_stub.v \
))
top/x400/coregen_dsp/hbdec1.edif
+69922
View File
File diff suppressed because it is too large Load Diff
top/x400/coregen_dsp/hbdec1.v
+39998
View File
File diff suppressed because it is too large Load Diff
top/x400/coregen_dsp/hbdec1_stub.v
+20
View File
@@ -0,0 +1,20 @@
module hbdec1(
sclr, ce, rfd, rdy, data_valid, coef_we, nd, clk,
coef_ld, dout_1, dout_2, din_1, din_2, coef_din
)
/* synthesis syn_black_box black_box_pad_pin="sclr,ce,rfd,rdy,data_valid,coef_we,nd,clk,coef_ld,dout_1[47:0],dout_2[47:0],din_1[23:0],din_2[23:0],coef_din[17:0]" */;
input sclr;
input ce;
output rfd;
output rdy;
output data_valid;
input coef_we;
input nd;
input clk;
input coef_ld;
output [46:0]dout_1;
output [46:0]dout_2;
input [23:0]din_1;
input [23:0]din_2;
input [17:0]coef_din;
endmodule
top/x400/coregen_dsp/hbdec2.edif
+43626
View File
File diff suppressed because it is too large Load Diff
top/x400/coregen_dsp/hbdec2.v
+24109
View File
File diff suppressed because it is too large Load Diff
top/x400/coregen_dsp/hbdec2_stub.v
+20
View File
@@ -0,0 +1,20 @@
module hbdec2(
sclr, ce, rfd, rdy, data_valid, coef_we, nd, clk,
coef_ld, dout_1, dout_2, din_1, din_2, coef_din
)
/* synthesis syn_black_box black_box_pad_pin="sclr,ce,rfd,rdy,data_valid,coef_we,nd,clk,coef_ld,dout_1[47:0],dout_2[47:0],din_1[23:0],din_2[23:0],coef_din[17:0]" */;
input sclr;
input ce;
output rfd;
output rdy;
output data_valid;
input coef_we;
input nd;
input clk;
input coef_ld;
output [46:0]dout_1;
output [46:0]dout_2;
input [23:0]din_1;
input [23:0]din_2;
input [17:0]coef_din;
endmodule
top/x400/coregen_dsp/hbdec3.edif
+36338
View File
File diff suppressed because it is too large Load Diff
top/x400/coregen_dsp/hbdec3.v
+20014
View File
File diff suppressed because it is too large Load Diff
top/x400/coregen_dsp/hbdec3_stub.v
+20
View File
@@ -0,0 +1,20 @@
module hbdec3(
sclr, ce, rfd, rdy, data_valid, coef_we, nd, clk,
coef_ld, dout_1, dout_2, din_1, din_2, coef_din
)
/* synthesis syn_black_box black_box_pad_pin="sclr,ce,rfd,rdy,data_valid,coef_we,nd,clk,coef_ld,dout_1[47:0],dout_2[47:0],din_1[23:0],din_2[23:0],coef_din[17:0]" */;
input sclr;
input ce;
output rfd;
output rdy;
output data_valid;
input coef_we;
input nd;
input clk;
input coef_ld;
output [47:0]dout_1;
output [47:0]dout_2;
input [23:0]din_1;
input [23:0]din_2;
input [17:0]coef_din;
endmodule