miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: x400: zbx: Revision Bump

Browse Source 
Original-commit: 8d022b3f01e9e60fe1ff1733b667e290a1d9f258
This commit is contained in:
Javier Valenzuela
2022-08-03 14:28:21 -05:00
committed by Wade Fife
parent 9513397e17
commit 50bf9c3ae5
3 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/x400/dboards/zbx/cpld/register_endpoints/basic_regs.v
+1 -1
View File
@@ -160,7 +160,7 @@ endmodule
// This enum is used to create the constants held in the basic registers in both verilog and vhdl.
// </info>
// <value name="BOARD_ID_VALUE" integer="0x4002"/>
// <value name="CPLD_REVISION" integer="0x22031611"/>
// <value name="CPLD_REVISION" integer="0x22082233"/>
// <value name="OLDEST_CPLD_REVISION" integer="0x20110611"/>
// <value name="VARIANT_ID_XO3" integer="0x584F33"/>
// <value name="VARIANT_ID_MAX10" integer="0x4D4158"/>