miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: x400: Make DTS output match bitstream name

Browse Source 
Original-commit: 2afc66f1325632a4bc0635217feefe666225f4e8
This commit is contained in:
Wade Fife
2024-09-09 10:12:30 -05:00
parent f13f084b15
commit 4b93935967
4 changed files with 34 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/e320/Makefile
+4 -4
View File
@@ -91,21 +91,21 @@ ifndef BUILD_DIR
endif
##E320_1G: 1GigE on SFP+ Port.
E320_1G: check-variables E320_IP $(BUILD_OUTPUT_DIR)/usrp_e320_fpga_1G.dts
E320_1G: check-variables E320_IP $(BUILD_OUTPUT_DIR)/$(IMAGE_CORE_NAME).dts
$(call vivado_build,E320,$(1G_DEFS) E320=1)
$(call post_build,E320_1G)
##E320_XG: 10GigE on SFP+ Port.
E320_XG: check-variables E320_IP $(BUILD_OUTPUT_DIR)/usrp_e320_fpga_XG.dts
E320_XG: check-variables E320_IP $(BUILD_OUTPUT_DIR)/$(IMAGE_CORE_NAME).dts
$(call vivado_build,E320,$(XG_DEFS) E320=1)
$(call post_build,E320_XG)
##E320_AA: Aurora on SFP+ Port.
E320_AA: check-variables E320_IP $(BUILD_OUTPUT_DIR)/usrp_e320_fpga_AA.dts
E320_AA: check-variables E320_IP $(BUILD_OUTPUT_DIR)/$(IMAGE_CORE_NAME).dts
$(call vivado_build,E320,$(AA_DEFS) E320=1)
$(call post_build,E320_AA)
$(BUILD_OUTPUT_DIR)/%.dts: dts/%.dts dts/*.dtsi
$(BUILD_OUTPUT_DIR)/$(IMAGE_CORE_NAME).dts: dts/*.dts dts/*.dtsi
-mkdir -p $(BUILD_OUTPUT_DIR)
${CC} -o $@ -E -I dts -nostdinc -undef -x assembler-with-cpp -D__DTS__ $<