miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: lib: Add zynquplus family to axi_bitq

Browse Source 
Original-commit: 87574a7c322f9f1af954bcee5dd9f59929992a85
This commit is contained in:
Humberto Jimenez
2021-06-03 11:26:54 -05:00
committed by Aaron Rossetto
parent d6397f8f5e
commit 44d37a616f
1 changed files with 13 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/vivado_ipi/axi_bitq/component.xml
+13 -12
View File
@@ -226,7 +226,7 @@
<spirit:parameters>
<spirit:parameter>
<spirit:name>viewChecksum</spirit:name>
<spirit:value>7ba7202f</spirit:value>
<spirit:value>fb2ab3e7</spirit:value>
</spirit:parameter>
</spirit:parameters>
</spirit:view>
@@ -242,7 +242,7 @@
<spirit:parameters>
<spirit:parameter>
<spirit:name>viewChecksum</spirit:name>
<spirit:value>7ba7202f</spirit:value>
<spirit:value>fb2ab3e7</spirit:value>
</spirit:parameter>
</spirit:parameters>
</spirit:view>
@@ -270,7 +270,7 @@
<spirit:parameters>
<spirit:parameter>
<spirit:name>viewChecksum</spirit:name>
<spirit:value>657bd79f</spirit:value>
<spirit:value>c813d9b2</spirit:value>
</spirit:parameter>
</spirit:parameters>
</spirit:view>
@@ -646,7 +646,7 @@
<spirit:file>
<spirit:name>axi_bitq.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_7f11f7eb</spirit:userFileType>
<spirit:userFileType>CHECKSUM_3028d8a4</spirit:userFileType>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet>
@@ -690,16 +690,17 @@
<xilinx:coreExtensions>
<xilinx:supportedFamilies>
<xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
<xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
</xilinx:supportedFamilies>
<xilinx:taxonomies>
<xilinx:taxonomy>/EttusResearch</xilinx:taxonomy>
</xilinx:taxonomies>
<xilinx:displayName>axi_bitq_v1_0</xilinx:displayName>
<xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreRevision>2</xilinx:coreRevision>
<xilinx:upgrades>
<xilinx:canUpgradeFrom>user.org:user:axi_bitq:1.0</xilinx:canUpgradeFrom>
</xilinx:upgrades>
<xilinx:coreCreationDateTime>2018-01-17T16:36:23Z</xilinx:coreCreationDateTime>
<xilinx:coreCreationDateTime>2019-01-18T15:57:32Z</xilinx:coreCreationDateTime>
<xilinx:tags>
<xilinx:tag xilinx:name="nopcore"/>
<xilinx:tag xilinx:name="user.org:user:axi_bitq:1.0_ARCHIVE_LOCATION">usrp3/lib/vivado_ipi/axi_bitq</xilinx:tag>
@@ -708,12 +709,12 @@
</xilinx:tags>
</xilinx:coreExtensions>
<xilinx:packagingInfo>
<xilinx:xilinxVersion>2015.4</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2663de75"/>
<xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="da330753"/>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3da6ad7f"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="15d3ec9b"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="0252408f"/>
<xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="da618e65"/>
<xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="5b75d06b"/>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6a1026fe"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="62d0b9a2"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="903a9abe"/>
</xilinx:packagingInfo>
</spirit:vendorExtensions>
</spirit:component>