miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

rfnoc: duc: Remove stale references to CORDIC

Browse Source 
Updated some comments that still referenced the old CORDIC
implementation, which is no longer used.


Original-commit: 18e5bdfa100a40376147d1a497645345b2a938b1
This commit is contained in:
Wade Fife
2021-08-08 14:59:26 -05:00
parent 8164e94fbd
commit 3e94b6698e
1 changed files with 15 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/rfnoc/blocks/rfnoc_block_duc/rfnoc_block_duc.v
+15 -18
View File
@@ -1,6 +1,5 @@
// //
// Copyright 2019 Ettus Research, a National Instruments Company // Copyright 2021 Ettus Research, a National Instruments Brand
// Copyright 2020 Ettus Research, a National Instruments Brand
// //
// SPDX-License-Identifier: LGPL-3.0-or-later // SPDX-License-Identifier: LGPL-3.0-or-later
// //
@@ -19,6 +18,10 @@
// CIC_MAX_INTERP : Maximum interpolation to support in the CIC filter // CIC_MAX_INTERP : Maximum interpolation to support in the CIC filter
// //
`default_nettype none
module rfnoc_block_duc #( module rfnoc_block_duc #(
parameter THIS_PORTID = 0, parameter THIS_PORTID = 0,
parameter CHDR_W = 64, parameter CHDR_W = 64,
@@ -276,14 +279,9 @@ module rfnoc_block_duc #(
endcase endcase
end end
//////////////////////////////////////////////////////////// //-------------------------------
// // Timed DDS + Complex Multiplier
// Timed CORDIC //-------------------------------
// - Implements timed cordic tunes. Placed between AXI Wrapper
// and AXI Rate Change due to it needing access to the
// vita time of the samples.
//
////////////////////////////////////////////////////////////
wire [31:0] m_axis_rc_tdata; wire [31:0] m_axis_rc_tdata;
wire m_axis_rc_tlast; wire m_axis_rc_tlast;
wire m_axis_rc_tvalid; wire m_axis_rc_tvalid;
@@ -303,11 +301,9 @@ module rfnoc_block_duc #(
.o_tdata(s_axis_data_tdata[ITEM_W*i+:ITEM_W]), .o_tlast(s_axis_data_tlast[i]), .o_tvalid(s_axis_data_tvalid[i]), .o_tdata(s_axis_data_tdata[ITEM_W*i+:ITEM_W]), .o_tlast(s_axis_data_tlast[i]), .o_tvalid(s_axis_data_tvalid[i]),
.o_tready(s_axis_data_tready[i]), .o_tuser(s_axis_data_tuser[128*i+:128])); .o_tready(s_axis_data_tready[i]), .o_tuser(s_axis_data_tuser[128*i+:128]));
//////////////////////////////////////////////////////////// //-------------------------------
//
// Increase Rate // Increase Rate
// //-------------------------------
////////////////////////////////////////////////////////////
wire [31:0] sample_tdata, sample_duc_tdata; wire [31:0] sample_tdata, sample_duc_tdata;
wire sample_tvalid, sample_tready; wire sample_tvalid, sample_tready;
wire sample_duc_tvalid, sample_duc_tready; wire sample_duc_tvalid, sample_duc_tready;
@@ -333,11 +329,9 @@ module rfnoc_block_duc #(
.s_axis_data_tready(sample_duc_tready), .s_axis_data_tready(sample_duc_tready),
.warning_long_throttle(), .error_extra_outputs(), .error_drop_pkt_lockup()); .warning_long_throttle(), .error_extra_outputs(), .error_drop_pkt_lockup());
//////////////////////////////////////////////////////////// //-------------------------------
//
// Digital Up Converter // Digital Up Converter
// //-------------------------------
////////////////////////////////////////////////////////////
duc #( duc #(
.SR_INTERP_ADDR(SR_INTERP_ADDR), .SR_INTERP_ADDR(SR_INTERP_ADDR),
.NUM_HB(NUM_HB), .NUM_HB(NUM_HB),
@@ -352,3 +346,6 @@ module rfnoc_block_duc #(
endgenerate endgenerate
endmodule endmodule
`default_nettype wire