miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: lib: Add compat to Verilog transport adapter

Browse Source 
Original-commit: e716c8c720718f69d39823b722f5e013df99a3d5
This commit is contained in:
Wade Fife
2022-08-29 17:01:45 -05:00
committed by skooNI
parent 5f4d53eacb
commit 20340f7054
1 changed files with 13 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/rfnoc/xport/eth_interface.v
+13 -16
View File
@@ -76,21 +76,7 @@ module eth_interface #(
// Registers // Registers
//--------------------------------------------------------- //---------------------------------------------------------
// Allocate one full page for MAC `include "../xport_sv/eth_regs.vh"
localparam [REG_AWIDTH-1:0] REG_MAC_LSB = BASE + 'h0000;
localparam [REG_AWIDTH-1:0] REG_MAC_MSB = BASE + 'h0004;
// Source IP address
localparam [REG_AWIDTH-1:0] REG_IP = BASE + 'h1000;
// Source UDP Port
localparam [REG_AWIDTH-1:0] REG_UDP = BASE + 'h1004;
// Registers for Internal/Bridge Network Mode in CPU
localparam [REG_AWIDTH-1:0] REG_BRIDGE_MAC_LSB = BASE + 'h1010;
localparam [REG_AWIDTH-1:0] REG_BRIDGE_MAC_MSB = BASE + 'h1014;
localparam [REG_AWIDTH-1:0] REG_BRIDGE_IP = BASE + 'h1018;
localparam [REG_AWIDTH-1:0] REG_BRIDGE_UDP = BASE + 'h101c;
localparam [REG_AWIDTH-1:0] REG_BRIDGE_ENABLE = BASE + 'h1020;
// MAC address for the dispatcher module. // MAC address for the dispatcher module.
// This value is used to determine if the packet is meant // This value is used to determine if the packet is meant
@@ -188,6 +174,17 @@ module eth_interface #(
REG_BRIDGE_ENABLE: REG_BRIDGE_ENABLE:
reg_rd_data <= {31'b0,bridge_en}; reg_rd_data <= {31'b0,bridge_en};
REG_XPORT_COMPAT:
// Return compat of 0 to indicate this is the old transport adapter
reg_rd_data <= 32'b0;
REG_XPORT_INFO:
// This TA has no advanced capabilities (e.g., raw UDP)
reg_rd_data <= 32'b0;
REG_XPORT_NODE_INST:
reg_rd_data <= NODE_INST;
default: default:
reg_rd_resp <= 1'b0; reg_rd_resp <= 1'b0;
endcase endcase
@@ -201,7 +198,7 @@ module eth_interface #(
// In AXI Stream, tkeep is the byte qualifier that indicates // In AXI Stream, tkeep is the byte qualifier that indicates
// whether the content of the associated byte // whether the content of the associated byte
// of TDATA is processed as part of the data stream. // of TDATA is processed as part of the data stream.
// tuser as used in eth_switch is the numbier of valid bytes // tuser as used in eth_switch is the number of valid bytes
eth_ipv4_chdr64_adapter #( eth_ipv4_chdr64_adapter #(
.PROTOVER (PROTOVER), .PROTOVER (PROTOVER),