fpga: rfnoc: Add RFNoC Replay block
Original-commit: 6d92a1828121ca4b57d496bbf522820f961244b9
This commit is contained in:
committed by
Aaron Rossetto
parent
b4fed123c8
commit
104a73e623
@@ -231,7 +231,6 @@ module axis_data_to_chdr #(
|
||||
wire in_pyld_tlast;
|
||||
wire in_pyld_tvalid;
|
||||
wire in_pyld_tready;
|
||||
wire width_conv_tready;
|
||||
|
||||
wire [CHDR_W-1:0] out_pyld_tdata;
|
||||
wire out_pyld_tlast;
|
||||
@@ -368,12 +367,6 @@ module axis_data_to_chdr #(
|
||||
endgenerate
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
// This state machine prevents data from transferring when the pkt_info_fifo
|
||||
// is stalled. This ensures that we don't overflow the pkt_info_fifo.
|
||||
always @(posedge axis_chdr_clk) begin
|
||||
|
||||
Reference in New Issue
Block a user